SoC Design Engineer

remotemid

via Ashby

About this role

RESPONSIBILITIES - Integrate and verify IP blocks in SoC, and support physical implementation. - Define SoC level specifications, architecture and operation scenario. - Understand standard interface specification (e.g., PCIe) and chip operation scenario to configure IP blocks to be integrated into SoC. - Performance analysis in chip top level (bus, memory bandwidth) simulation and FPGA prototyping. MINIMUM QUALIFICATIONS - Master's degree in Electrical Engineering, Computer Science or equivalent practical experience. - 2+ years of industry experience in chip design, specializing in SoC integration and design automation - Experience in RTL design and logic synthesis, verification, timing closure PREFERRED QUALIFICATIONS…

Read the full description on Furiosa-ai's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

We compare your skills against the role requirements.

2

Level fit

This role is mid-level. We check your trajectory against it.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is remote-eligible — we factor in your stated location and time-zone overlap.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

More at Furiosa-ai

See all open jobs at Furiosa-ai